Examination 2020 under cluster 4 (PCE)

Program: Computer Engineering Curriculum Scheme : Rev2012 Examination: Third Year Semester V Course Code: CPC501 and Course Name: Microprocessor

Time: 1 hour

Max. Marks: 50

Note to the students:- All the Questions are compulsory and carry equal marks .

Q1.	Which module of SPARC contains the general purpose registers?		
Option A:	IU		
Option B:	FPU		
Option C:	CU		
Option D:	control unit		
Q2.	The common register(s) for all the four channels of 8257 is		
Option A:	DMA address register		
Option B:	Terminal count register		
Option C:	Mode set register and status register		
Option D:	None of the mentioned		
Q3.	A 5 stage pipeline with the stages taking 1, 1, 3, 2, 1 units of time has throughput		
	of		
Option A:	1/3		
Option B:	1/5		
Option C:	1/7		
Option D:	1/8		
Q4.	In instruction issue algorithm which of the following condition are true the two		
	instruction(I1 &I2) are pairable.		
	a) I1 &I2 instruction are simple.		
	b)1 is not jump instruction.		
	c) Destination of I1is not the source of I2.		
	d)Destination of I1is not the Destination of I2.		
	e) Destination of I2is not the source of I1.		
Option A:	abcd		
Option B:	bcde		
Option C:	acde		
Option D:	abde		
Q5.	Which following cases write back occurs in burst bus cycle of Pentium processor		
Option A:	External and Internal snoop hit to modified line and modified line to be replaced.		
Option B:	External and Internal snoop hit to un-modified line and un-modified line to be		
	replaced.		
Option C:	External and Internal snoop hit to un-modified line and un-modified line to be		
	added.		
Option D:	External and Internal snoop hit to modified line and modified line to be added.		

Examination 2020 under cluster 4 (PCE)

Г

Q6.	The area of memory from the start of the second segment to the possible end of the first segment is called an segment area.		
Option A:	Primary		
Option B:	Overlapped		
Option C:	Separate		
Option D:	Secondary		
Q7.	The BIU fetchesinstruction bytes in a single memory cycle.		
Option A:	One		
Option B:	Тwo		
Option C:	Four		
Option D:	Six		
Q8.	When the 8086 is set for themode configuration, it provides signals for implementing a multiprocessor / coprocessor system environment.		
Option A:	Minimum		
Option B:	Maximum		
Option C:	I/O		
Option D:	Memory		
Q9.	interrupt can be disabled by making IF=0.		
Option A:	NMI		
Option B:	INTR		
Option C:	INT21H		
Option D:	INT 10H		
Q10.	Advantage of segmentation is it permits the programmer to access 1MB memory using bit address.		
Option A:	4		
Option B:	8		
Option C:	16		
Option D:	32		
Q11.	Active low BHE pin of 8086 microprocessor is used to interface the		
Option A:	Even bank memory		
Option B:	Odd bank memory		
Option C:	I/O		
Option D:	DMA		
Q12.	register is used to hold the first operand and the result in complex arithmetic operations like Multiply and Divide.		
Option A:	IP		
Option B:	CS		
			
Option C: Option D:	AX CX		

Examination 2020 under cluster 4 (PCE)

Q13.	The instruction that is not possible among the following is		
Option A:	MOV AX, [BX].		
Option B:	MOV AX, 5555H		
Option C:	MOV AX, [SI].		
Option D:	MOV [SI], [DI].		
Q14.	The extension that is essential for every assembly level program is		
Option A:	.ASP		
Option B:	ALP		
Option C:	ASM		
Option D:	.PGM		
Q15.	DEBUG is able to troubleshoot only		
Option A:	.EXE files		
Option B:	.OBJ files		
Option C:	.EXE file and .OBJ file		
Option D:	.EXE flie and .LST file		
- <u>r</u>			
Q16.	When a stack segment is initialised then		
Option A:	SS and SP are initialised		
Option B:	only SS is initialised		
Option C:	only SP is initialised		
Option D:	SS and SP need not be initialised		
- 1			
Q17.	8086 does not support		
Option A:	Arithmetic operations		
Option B:	logical operations		
Option C:	BCD operations		
Option D:	Direct BCD packed multiplication		
Q18.	For 8086 microprocessor, the stack segment may have a memory block of a		
	maximum of		
Option A:	32K bytes		
Option B:	64K bytes		
Option C:	16K bytes		
Option D:	NONE		
<u> </u>			
Q19.	In the instruction, ASSUME CS : CODE, DS : DATA, SS : STACK the ASSUME		
	directive directs to the assembler the		
Option A:	address of the stack segment		
Option B:	pointer address of the stack segment		
Option D: Option C:	name of the stack segment		
Option D:	name of the stack, code and data segments		
Spilon D.			
Q20.	In the application where all the interrupting devices are of equal priority, the		
~~~~	mode used is		

## Examination 2020 under cluster 4 (PCE)

Option A:	Automatic Rotation mode		
Option B:	EOI Mode		
Option C:	Specific Rotation mode		
Option D:	Automatic EOI mode		
Q21.	The register that stores the bits required to mask the interrupt inputs is		
Option A:	Interrupt Service Register		
Option B:	Interrupt Mask Register		
Option C:	Interrupt Request Register		
Option D:	Priority Resolver		
Q22.	locations are reserved for interrupt vector table.		
Option A:	00000-07FFFH		
Option B:	00000-003FFH		
Option C:	00000-FFFFH		
Option D:	FFFF0-FFFFFH		
Q23.	Name the default mode of 8259.		
Option A:	Special Mask Mode		
Option B:	Special fully nested mode		
Option C:	Fully nested mode		
Option D:	EOI Mode		
Q24.	when OCW1 is sent to 8259		
Option A:	To set priority of interrupts		
Option B:	to decide cascading is needed or not		
Option C:	To mask or unmask interrupts		
Option D:	To set in Default mode		
Q25.	When of following statment is FALSE reg ICW4		
Option A:	ICW4 is required when we want to work with 8086		
Option B:	When we want to set Buffered Mode		
Option C:	When we want to set Auto EOI		
Option D:	when we want to pass vector address to Microprocessor		

# University of Mumbai Examination 2020 under cluster 4 (PCE)

Program: Computer Engineering Curriculum Scheme: Rev2012 Examination: Third Year Semester V Course Code: CPC501 and Course Name: Microprocessor

Time: 1 hour

_____

Max. Marks: 50

_____

Question	Correct Option (Enter either 'A' or 'B' or 'C' or 'D')
Q1.	А
Q2.	С
Q3.	D
Q4	А
Q5	А
Q6	В
Q7	В
Q8.	В
Q9.	В
Q10.	С
Q11.	В
Q12.	С
Q13.	D
Q14.	С
Q15.	А
Q16.	А
Q17.	D
Q18.	В
Q19.	D
Q20.	А
Q21.	В
Q22.	С
Q23.	С
Q24.	С
Q25.	D

University of Mumbai Examination 2020 under cluster 4 (PCE)