

[Time: 3 Hours]

[Marks: 80]

Please check whether you have got the right question paper.

- N.B:**
1. Questions 1 is **compulsory**.
 2. Attempt any **three** out of remaining **five**.
 3. State your Assumptions.
 4. Use graph sheet for layout.

1. (a) Explain oxidation process in IC fabrication. 5
- (b) Explain basic structure of VHDL. 5
- (c) Draw the transfer characteristics of CMOS inverter and define Noise Margin. 5
- (d) Explain voltage current relationship in N-MOS transistor under various operating condition. 5
2. (a) Explain the architecture of FPGA XC-4000 series with block diagrams. 10
- (b) Find the depletion layer width x_d , the depletion region charge Q_{BO} , the threshold voltage with no source to Body voltage V_{THO} , of a MOS transistor with the following parameters. $t_{ox} = 400 \text{ \AA}$, N_a (substrate doping density) = $1.5 \times 10^{16} / \text{cm}^3$, N_D (gate donor doping) = $10^{18} / \text{cm}^3$, N_{ox} (oxide interface charge) = $5 \times 10^{10} / \text{cm}^2$, $\epsilon_{ox} = 3.97 \epsilon_0$; $\epsilon_{si} = 11.7 \epsilon_0$; $\epsilon_0 = 8.854 \times 10^{-14} \text{ F/cm}$ 10
3. (a) Write VHDL code for 3:8 decoder using any one modeling techniques. 4
- (b) Write VHDL code for 1 bit full adder using half adder as components 6
- (c) Explain briefly various MOS capacitance 6
- (d) Write short channel effect in MOSFET 4
4. (a) Explain the complete fabrication process steps for a CMOS inverter using P-well process with the help cross sectional diagrams for all important masking steps. 10
- (b) Derive the expression for V_{IL} , V_{IH} , V_{OH} , V_{OL} , for the depletion load n-MOS inverter in terms of device parameters. 10

5. (a) Draw λ - based layout for 2 input NOR gate with depletion MOSFET as load. With aspect ratio (L/W) for load is 2:1 and drivers is 1:2 10
- (b) Distinguish between full scaling and constant voltage scaling. 10
6. (a) Draw the circuit diagram and stick diagram for the given expression 5
 $F = A \oplus B$ using N-MOS Depletion load
- (b) Write a short note on Butt and Buried contact 7
- (c) Write a short note on Latch up problem in CMOS and ways to minimize it. 8